Abstract-A method of direct input reference feed-forward however, is often necessary to implement this type of compensation is proposed and discussed for all digital phase system. Other techniques that have been studied include, for locked loop based synthesizers. The practical issues in example, the use of a non-linear element in the loop as in [2], implementing the system are addressed, and analysis of the and the use of binary search algorithms for ADPLL as in [3].
sample model was created and simulated. Simulation shows This paper proposes and analyzes the effects of direct the effect of the feed-forward estimation error on the system's feed-forwarding of the reference control signal for a class of settling speed. The system was shown to be able to reduce the phase-domain ADPLL structures described in [4] [5] [6] to speed settling time to one eighth of the minimum achievable settling up the settling time of the ADPLL. From this point forth, speed of a system without feed forward compensation. this system will be referred to as the feed-forward PLL, and should not be confused with PLL utilizing a feed-forward I. INTRODUCTION path in the loop filter as described in numerous references.
Traditionally digital phase-locked loops (DPLL) and more recently all digital phase-locked loops (ADPLL) based frequency synthesizers have been the preferred system for II. FEED-BACK PLL SYSTEMS UTILIZING INPUT frequency synthesis due to it's capability in generating REFERENCE FEED-FORWARDING relatively low phase noise reference signals, accurate settling
The linear continuous time model of the PLL is often characteristics, and ability to switch between non-integer represented as shown in Fig. 1 compensation with the feedback loop in a phase-locked loop KDco/KADCO, ffree is the free running VCO frequency, ef synthesizer is [7] . However, the system proposed in [7] does represents the error in estimating the DCO's free running not directly use the input reference signal as shown in Fig.2 frequency while ek represents the error in estimating the but instead utilizes the loop characteristics. In addition it is DCO's gain.
difficult to implement in practice as it requires preNeglecting the feed-forward path, the transfer function of fabrication of the VCO to measure its characteristics, the model in Fig. 4 can be found to be (1) complex digital signal processor to control both the frequency divider and necessitates the use of a digital to
analog converter to generate the feed-forward signal.
The first term of (1) represents the response of the system output to input change while the second term represents the The proposed feed-forward all-digital PLL system is offset due to the DCO's free running frequency which is shown in Fig. 3 . The input reference can be either a unaffected by the change in reference input. The phase frequency control word (FCW) as in [5] , or the output of a transfer function is similar and can be obtained by noting that frequency to digital converter (FDC) or time to digital (AfRjfR)-(N/(z-l))= AOR NOR/(2n), AO\V=O(2n), and converter (TDC) similar to the one in the feed-back path as ffe(Z I))fre/(27c).
proposed in [5] [6] . The phase-detector (PD) is just an adder, and the low pass filter (LPF) is a digital low-pass filter. The From Fig. 4 , it is seen that in this system, the feed feed-forward function (FF function in Fig.3) Ti-e,) x104 Figure 6 . PLL response to a frequency step with 1% error feed forward compensation. Figure 5 . PLL response to a frequency step without feed forward compensation.
being (2) mathematically using standard digital circuitry. The DCO's f -N R , free running frequency can be found by breaking the loop at JVJR the feed back path, directing feeding a 'O' input into the DCO, and storing the output of the TDC/FDC. This is Since N is the ratio of the output frequency to the input achieved simply by adding a multiplexer before the DCO reference fR (3) basically states that the output will change to and tapping the feed back path. In general, this measurement become the desired frequency instantaneously. However, in can be expected to be almost exact with the effective reality, it is impossible and impractical for such a system to resolution equaling the TDC/FDC error, which is the exist, since the point of the feedback system is to control a system's resolution. The DCO gain can be obtained by unit (in this case DCO) which cannot be modeled 100% tapping the DCO control word (DCO) for two different correctly. In other words, if it is possible to model the unit frequencies shown in [5] . All this is performed in the we want to control I100% correctly, a feedback system would calibration phase. not be necessary, and the system can be controlled directly.
Finally, taking into account the modeling error of the 4x104 DOC_-_i-_C._-_m__i-DCO, again taking KADCO=fR (4) can be derived.
(z-1)fR+Fz).KDCO (4)a Equation (4) contains three components. The first is the DC gan-isame as (3) and represents the part of the feed forward function which has cancelled out with the ADPLL's loop Figure 7 . PLL settling time VS DCO gain estimation error parameters. The second term represents an error which is initially proportional to the step input and error in modeling ------12d 
